

# **SUPER LOW-NOISE SELF-ALIGNED GATE GaAs MESFET WITH NOISE FIGURE OF 0.87dB AT 12GHz**

K.Hosogi, N.Ayaki, T.Kato, T.Oku, Y.Kohno, H.Nakano, T.Shimura,  
H.Takano, and K.Nishitani

Optoelectronic and Microwave Devices R&D Laboratory  
Mitsubishi Electric Corp.  
4-1 Mizuhara,Itami,664 Japan

## **ABSTRACT**

Advanced self-aligned multi-layer gate FET (SAMFET) is developed for super low-noise MMIC amplifiers. Reduction of gate resistance by adopting a novel T-shaped multi-layer gate results in improvement of minimum noise figure by 0.2dB compared with conventional SAMFET. At 12GHz, advanced SAMFET gives a minimum noise figure of 0.87dB with associated gain of 10.62dB. Excellent uniformity of performances and high reliability are confirmed. They are owing to complete planer structure and refractory WSi gate contact. This technology is considered to be promising for high performance and low cost MMICs.

## **INTRODUCTION**

Recently, demands for super low-noise amplifiers have rapidly increased in microwave consumer applications such as direct broadcasting satellite (DBS) receivers. At present, although discrete HEMTs and/or MESFETs are widely used for those amplifiers, MMICs are strongly required to reduce the size and cost and to improve the reliability of the amplifiers.

A lot of works have been performed in order to improve the low-noise performance of discrete HEMTs and MESFETs, and minimum noise figure (NFmin) of

around 0.5dB at 18GHz for sub-quarter micron gate HEMTs[1][2] and 0.8dB at 16GHz for half micron gate MESFETs[3] have been reported. However, conventional HEMTs and MESFETs are not suitable for high yield and high performance MMICs, because of their relatively poor uniformity and reproducibility due to the recessed gate structures. On the other hand, self-aligned gate MESFETs (SAGFETs) are superior to the recessed gate FETs in uniformity and manufacturability owing to their planar structures, which have been demonstrated in GaAs LSIs[4]. However, SAGFETs used in GaAs digital ICs are also unsuitable for microwave operation mainly because of its high gate resistance.

Low resistance gate structures for planar FET have been investigated by several workers[5-7], and we have demonstrated that the self-aligned multi-layer gate FET (SAMFET) with buried p-layer lightly doped drain (BPLDD) structure has high potential for low-noise operation (NFmin=1.07dB at 12GHz) and is uniform enough for high yield MMICs[8][9]. Moreover, refractory WSi gate provides high reliability of FET[7][10]. Using SAMFET technology, a noise figure of 1.58dB with a gain of 29dB was already obtained at 12GHz for 4-stage amplifier MMIC[9]. However, more improvement of noise figure is desired for high performance and low cost microwave system.

In this paper, fabrication process and performance of advanced SAMFET, which improves NFmin by about 0.2dB compared with conventional one [9], are described.




Fig.1 Schematic cross-sections of conventional SAMFET (a) and advanced SAMFET(b).

## DEVICE AND PROCESS DESCRIPTION

Figure 1 (a) and (b) show schematic cross-sections of conventional SAMFET and advanced SAMFET, respectively. The difference is the structure of gate electrode. In case of conventional SAMFET, because the length of low resistance Au over-layer is same as that of WSi under-layer, the gate resistance is relatively high especially for sub-half micron gate, which limits improving low-noise performance. To obtain lower noise figure, the gate resistance must be reduced further. On this purpose, T-shaped gate is adopted to SAMFET.

Considering manufacturability, fabrication process without any additional photo masks is developed to realize T-shaped gate structure. Only five masks are required to fabricate advanced SAMFET. Figure 2 shows the fabrication process. The channel n-layer with buried p-layer is formed by selective ion-implantation into undoped semi-insulating (100) GaAs LEC substrate (a). Si and Mg are used for n- and p-layer, respectively. The buried p (BP)-layer is employed to suppress the short-channel effect. And BP-layer also increase transconductance as described below. To activate implanted ions, the substrate is annealed in a furnace at 800°C for 30min with arsine atmosphere. WSi(0.3μm) and SiON(0.8μm) films are deposited by sputtering and plasma CVD, respectively. Then, T-shaped WSi/SiON pattern is delineated by RIE with 0.2μm WSi side-etching(b). So, the gate length of 0.4μm is obtained by using 0.8μm photo-resist mask. The gate length uniformity is good and its standard deviation is typically 0.03μm for 0.4μm gate.

The SiON over-layer acts as a mask for n<sup>+</sup>-implantation and dummy gate to be replaced with low resistance metals. Oblique implantations (incident angle of ion beam is about 45°) are adopted to form n'-region under SiON overhangs(c). Then n<sup>+</sup>-regions are formed by conventional implantation(d). The n' and n<sup>+</sup> implants are activated in the same manner of primary annealing. After planarization with photoresist(e), the SiON over-layer is replaced with 0.4μm thick Ti/Mo/Au layer by removing SiON with BHF solution, evaporation and lift-off(f). Finally, ohmic electrodes are formed using AuGe/Ni/Au and SiON film is deposited for passivation(g). All Photo-lithography is performed using stepper for high reproducibility.

The newly adopted techniques to realize the advanced SAMFET are WSi side-etching for T-shaped multi-layer gate and oblique ion-implantation for n'-region. Owing to the large cross section of Au over-layer, gate resistance is successfully reduced. The separation of n<sup>+</sup>-region and gate electrode is effective to suppress the short-channel effect and to increase gate breakdown voltage. The n'-region contributes to lowering the series resistance without serious affection to short-channel effect and gate breakdown voltage, because both energy and dosage of n'-implantation are lower than those of n<sup>+</sup>-implantation.

Figure 3 shows a cross sectional SEM photograph of advanced SAMFET after deposition of passivation film. The length of WSi under-layer which corresponds to gate length is 0.4μm as expected.




Fig.2 Fabrication process flow of advanced SAMFET.




Fig.3 SEM photograph of advanced SAMFET.

## DC AND MICROWAVE PERFORMANCES

Figure 4 shows a typical gate bias voltage ( $V_{gs}$ ) dependence of transconductance ( $g_m$ ) and source-to-drain current ( $I_{ds}$ ) of  $0.4\mu\text{m}$  gate advanced SAMFET. In this figure,  $g_m$  of SAMFET without BP-layer is superimposed with dashed line for comparison. Improvement of  $g_m$  and pinch-off characteristic owing to the BP-layer are apparent. This is account for by the thinning of the effective channel owing to the depletion layer of p-n junction. Maximum  $g_m$  is as high as  $370\text{mS/mm}$  and  $g_m$  at  $I_{ds}=10\text{mA}$  is  $260\text{mS/mm}$ . Using measured source resistance of  $0.6\text{ ohm-mm}$ , maximum intrinsic  $g_m$  of  $480\text{mS/mm}$  is assumed. Gate breakdown voltage is typically  $11\text{V}$  which is sufficient for low-noise applications.

RF measurement of advanced SAMFET having gate width of  $75\times 2\mu\text{m}$  and gate length of  $0.4\mu\text{m}$  is performed by on wafer probing in the frequency range from  $0.2$  to  $40.2\text{GHz}$ . A current gain ( $|H_{21}|$ ) is plotted in Fig.5 as a function of frequency. Cut off frequency ( $f_T$ ) is estimated to be  $40\text{GHz}$ . Standard deviation of  $f_T$  is as small as  $1\text{GHz}$  over 3-inch substrate. Figure 6 shows the maximum stable and available gain (MSG/MAG) versus frequency. Advanced SAMFET is stable up to around  $30\text{GHz}$  owing to the low gate resistance. MSGs of  $12$  and  $8\text{dB}$  are obtained at  $12$  and  $30\text{GHz}$ , respectively.

Figure 7 shows  $I_{ds}$  dependence of  $\text{NF}_{\text{min}}$  and associated gain ( $G_a$ ) at  $12\text{GHz}$ . The lowest  $\text{NF}_{\text{min}}$  of  $0.87\text{dB}$  with  $G_a$  of  $10.62\text{dB}$  is obtained at  $I_{ds}=10\text{mA}$ . This is  $0.2\text{dB}$  lower than that of conventional SAMFET and is the best  $\text{NF}_{\text{min}}$  value of self-aligned gate MESFET ever reported. At  $40\text{GHz}$ , the advanced SAMFET also shows very low  $\text{NF}_{\text{min}}$  of  $2.18\text{dB}$ . The excellent low-noise performance is attributed to high transconductance and low gate resistance.




Fig.4  $V_{gs}$  dependence of  $g_m$  and  $I_{ds}$ . Better pinch-off characteristics and higher  $g_m$  are obtained for SAMFET with BP-layer.




Fig.5 Frequency dependence of current gain  $|H_{21}|$ . Estimated value of  $f_T$  is  $40\text{GHz}$ .




Fig.6 Frequency dependence of maximum stable and available gain. Advanced SAMFET is stable up to  $30\text{GHz}$ .

Figure 8 shows NFmin distribution of the advanced SAMFET compared with the standard AlGaAs/GaAs HEMT having same gate length. SAMFET gives comparable NFmin in average and superior uniformity to HEMT. Standard deviations of NFmin are 0.08 and 0.15dB for SAMFET and HEMT, respectively. Owing to ion implanted planar structure, very high yield of 70% has been achieved for NFmin less than 1.0dB at 12GHz.

By high temperature DC biased test, it is also confirmed that SAMFET has high reliability. Under  $T_{ch}=180^{\circ}\text{C}$  and  $V_{ds}=5\text{V}$ , no remarkable degradation of NFmin and other parameters is observed for 1000hrs.

### CONCLUSION

The advanced SAMFET with T-shaped multi-layer gate is very promising for super low-noise MMIC amplifiers from the view points of low-noise performance, uniformity, and reliability. NF min is improved by 0.2dB compared with conventional SAMFET as the result of gate resistance reduction. The best NFmin of 0.87dB with Ga of 10.62dB is obtained at 12GHz. Excellent uniformity of RF characteristics and noise performance and high reliability are also confirmed.

Using this technology, for example, noise figure of less than 1.3dB and gain of higher than 30dB can be expected for 4-stage MMIC amplifier at 12GHz. Furthermore, it is easy to realize analog and digital circuits integrated on a chip because the fabrication process of SAMFET is basically same as SAGFET.




Fig.7  $I_{ds}$  dependence of NFmin and Ga. Minimum noise figure of 0.87dB with associated gain.




FIG 8. NF distribution of advanced SAMFET compared with standard HEMT having same gate length of 0.4μm.

### REFERENCES

- [1] P.Ho et al., "Extremely High Gain, Low Noise InAlAs/InGaAs HEMTs Grown by Molecular Beam Epitaxy," IEDM Tech. Digest, pp.184-186 :Dec.1988.
- [2] K.Hisao et al., "Super Low Noise AlGaAs/GaAs HEMT with One Tenth Micron Gate," IEEE MTT-S Digest, pp.423-426 :June 1989.
- [3] C.L.Lau et al., "Half-Micrometer Gate-Length Ion-Implanted GaAs MESFET with 0.8-dB Noise Figure at 16GHz," IEEE Electron. Device Lett. Vol.10, pp.409-411 :Sep.1989.
- [4] M.Noda, et al., "A High-Yield 4Kb SRAM Process Technology Using Self-Aligned Gate MESFETs with A Partially Depleted P-Layer," GaAs IC Symposium Tech. Digest, pp.227-230 :Nov.1988.
- [5] A.E.Geissberger, et al., "Refractory Self-Aligned Gate Technology for GaAs Microwave FETs and MMICs," Electron. Lett. Vol.23, pp.1073-1075 :Sep.1987.
- [6] T.Tambo, et al., "Low-Noise GaAs MESFET by Dummy-Gate Self-Alignment Technology for MMIC," GaAs IC Symposium Tech. Digest, pp.49-52 :Oct.1987.
- [7] K.Katsukawa et al., "Reliability investigation on S-band GaAs MMIC," IEEE Microwave and Millimeter-wave Monolithic Circuits Symposium, pp.57-61 :1987.
- [8] K.Ito, et al., "A Self-Aligned Planer GaAs MESFET Technology for MMICs," GaAs IC Symposium Tech. Digest, pp.45-48 :Oct.1987.
- [9] N.Ayaki, et al., "A 12GHz-Band Super Low-Noise Amplifier Using A Self-Aligned Gate MESFET," IEEE Microwave and Millimeter-wave Monolithic Circuits Symposium, pp.7-10 :June 1989.
- [10] K.Maemura et al., "A 1GHz-2mA/5V GaAs 128/129 Prescaler IC," GaAs IC Symposium Tech. Digest, pp.273-276 :Oct.1987.